Contents
What is AXI data FIFO?
The AXI Streaming FIFO allows memory mapped access to a AXI Streaming interface. The core can be used to interface to the AXI Ethernet without the need to use DMA. The principal operation of this core allows the write or read of data packets to or from a device without any concern over the AXI Streaming interface.
What is AXI Tkeep?
When used together, TKEEP indicates that a byte must be transmitted, while TSRB indicates a valid byte.
What is AXI Xilinx?
AXI, which means Advanced eXtensible Interface, is an interface protocol defined by ARM as par of the AMBA (Advanced Microcontroller Bus Architecture) standard.
What is FIFO Xilinx?
The Xilinx® LogiCORE™ IP Embedded FIFO Generator core is a fully verified first-in first-out (FIFO) memory queue for applications requiring in-order storage and retrieval. Delivered through the Vivado® Design Suite, you can customize the width, depth, status flags, memory type, and the write/read port aspect ratios.
What is atomic access in AXI?
An atomic access is a term for a series of accesses to a memory region. Atomic accesses are used by managers when they would like to perform a sequence of accesses to a particular memory region, while being sure that the original data in the region are not corrupted by writes from other managers.
What is the purpose of the AXI interconnect core?
The AXI Interconnect core allows any mixture of AXI master and slave devices to be connected to it, which can vary from one another in terms of data width, clock domain and AXI sub-protocol (AXI4, AXI3, or AXI4-Lite).
What is the Xilinx AXI interconnect product guide?
AXI Interconnect Product Guide v2.1 4 PG059 December 20, 2017 www.xilinx.com Product Specification Introduction The Xilinx® LogiCORE™ IP AXI Interconnect core connects one or more AXI memory-mapped master devices to one or more memory-mapped slave devices.
Is the AXI interconnect IP compatible with Amba?
Product Description. The AXI Interconnect IP connects one or more AXI memory-mapped Master devices to one or more memory-mapped Slave devices. The AXI interfaces conform to the AMBA® AXI version 4 specifications from ARM®, including the AXI4-Lite control register interface subset. The Interconnect IP is intended for memory-mapped transfers only;
Is the AXI interconnect included with Vivado?
Included at no additional charge with Vivado and ISE Design Suite. The AXI Interconnect IP connects one or more AXI memory-mapped Master devices to one or more memory-mapped Slave devices. The AXI interfaces conform to the AMBA® AXI version 4 specifications from ARM®, including the AXI4-Lite control register interface subset.